A panel discussion covering subjects related to analog circuit simulation tools. Future Verilog-A efforts will be covered. Panel members include all speakers from the analog simulation session immediately preceding the panel discussion.
Speakers: Paolo Nenzi Guilherme Brondani Torri Wladek Grabinski Francesco Lannutti